Abstract. We survey the work done so far in the FLaSH project (Functional Languages for Synthesising Hardware) in which the core ideas are (i) using a functional language SAFL to describe hardware computation; (ii) transforming SAFL programs using various meaning-preserving transformations to choose the area-time position (e.g. by resource duplication/sharing, specialisation, pipelining); and (iii) compiling the resultant program in a resource-aware manner (keeping the gross structure of the resulting program by a 1-1 mapping of function definitions to functional units while exploiting ease-of-analysis properties of SAFL to select an efficient mapping) into hierarchical RTL Verilog. After this survey we consider how SAFL allows some of the design space concerning pipelining and superscalar techniques to be explored for a simple processor in the MIPS style. We also explore how ideas from partial evaluation (static and run-time data) can be used to unify the disparate approaches in Hydra/Lava/Hawk and SAFL and to allow processor specialisation.
Introduction
There are many formalisms which allow one to specify circuits. Commercially, the two most important are VHDL and Verilog. From the perspective of this work, they can be regarded as equivalent. They are rich languages which have multiple interpretations according to the intended use; different subsets are used according to the interpretation. It is worth summarising the interpretations/subsets here since we wish to use the terminology later:
Structural (netlist) subset: programs are seen as specifying the basic system components and their interconnecting wires. RTL subset: extra primitives are provided to wait for events (e.g. a positive clock edge), compute expressions and transfer data between registers.
Behavioural subset: as well as the primitives available in the RTL subset, programs at the behavioural-level can exploit higher-level constructs such as sequencing, assignment and while-loops. Simulation interpretation: in this interpretation the whole language is acceptable; programs are seen as input to a discrete event simulator (useful for debugging the above forms).
One reason for the success of VHDL and Verilog has been their ability to represent circuits composed partly of structural components and partly of behavioural components (like embedding assembly code in a higher-level language). Another benefit is that the languages provide a powerful set of non-synthesisable constructs which are useful for simulation purposes (e.g. printing values to the screen). Large investments have been made in algorithms and optimisations for synthesising hardware from Verilog/VHDL. However, the optimisations typically depend on the source program being standard in some sense (e.g. multiple components sharing a common clock event). Often one finds that less standard designs such as those forming asynchronous systems may not be synthesisable by a given tool, or worse still that a necessary asynchronous hardware cell required by a netlist is not in a vendor's standard cell library.
RTL-compilers, which have had a significant impact on the hardware design industry, translate RTL specifications to silicon (via a netlist representation). Tasks performed by an RTL-compiler include Logic synthesis-the translation of arithmetic and boolean expressions to efficient combinatorial logic and Place and Route-deciding where to position components on a chip and how to wire them up.
More recently behavioural synthesisers have become available. Behavioural synthesis (sometimes referred to as high-level synthesis) is the process of translating a program in a behavioural subset into a program in the RTL subset. Behavioural synthesis is often divided into three separate tasks [14] :
-Allocation is typically driven by user-supplied directives and involves choosing which resources will appear in the final circuit (e.g. three adders, two multipliers and an ALU). -Binding is the process of assigning operations in the high-level specification to low-level resources-e.g. the + in line 4 of the source program will be computed by adder 1 whereas the + in line 10 will be computed by the ALU. -Scheduling involves assigning start times to operations in the flow-graph such that no two operations will attempt to access a shared resource simultaneously. Mutually-exclusive access to shared resources is ensured by statically serialising operations during scheduling.
It is our belief that even the higher-level behavioural forms of VHDL and Verilog offer little in the way of abstraction mechanisms. We justify this claim by observing that, when writing in VHDL or Verilog, low-level implementation details and circuit structure tend to become fixed very early in the design process. Another example is that the protocol for communication between two functional units (often including exact timing relationships) is spread between their implementations and therefore is difficult to alter later. We develop this argument further in [25] .
The problem we wish to identify is the conflict between (i ) being able to make late, sweeping, changes to a system's implementation (though not to its logical specification); and (ii ) the efficiency gained from low-level features (such as those found in VHDL and Verilog.) It is worth noting an analogy with programming languages here: efficiency can be gained by exploiting low-level features (e.g. machine code inserts or enthusiastic use of pointers) but the resulting system becomes harder for compilers or humans to analysis and optimise.
A principal aim of our work in the FLaSH project (Functional Languages for Synthesising Hardware), which started in 1999 at AT&T Research Laboratories Cambridge, was to adopt an aggressively high-level stance-we wanted to design a system in which (i ) the programming language is clean (no 'implementationdefined subsets'); (ii ) the logical structure can be specified but its realisation as physical structure can easily be modified even at late stages of design; and (iii ) programs are susceptible to compiler analysis and optimisation facilitating the automatic synthesis of efficient circuits. We envisaged a single design framework in which we could, for example, select between synchronous and asynchronous design or rework the exact number of functional units, how they are shared and even the interconnection protocol (e.g. changing parallel-on-readysignal to serial-starting-on-next-clock-tick) at any stage in the design process ('late-binding').
Of course the full aim as stated above has not yet been reached, but we have designed and implemented a language, SAFL 'Statically Allocated Parallel Function Language' embodying at least some of the principles above. One additional principle which we consider important about SAFL, or at least its intended implementation, is that it is resource-aware. By this we mean that its constructs map in a transparent way to hardware blocks, so that a program's approximate area-time consumption is clear from the SAFL source-compare the way that the space and time complexity of a C program is reasonably manifest in the program source because its primitives are associated with small machine code sequences.
The FLaSH project's optimising compiler translates SAFL into hierarchical RTL Verilog in a resource-aware manner. Each function definition compiles into a single hardware block; function calls are compiled into wiring between these functional blocks. In this framework multiple calls to the same source function corresponds to resource-sharing at the hardware level. Our compiler automatically deals with sharing issues by inserting multiplexers and static fixed-priority arbiters where required. Optimisations which minimise these costs have been implemented.
Accompanying the compiler is a transformer . This tool is intended to make semantics-preserving transformations on the SAFL source, typically with userguidance, to facilitate architectural exploration. Although we have not yet built the transformer tool, we have published various transformation techniques which embody a wide range of implementation tradeoffs (e.g. functional unit duplication/sharing [19] and hardware-software co-design [20] ). A key advantage of this approach is that it factors the current black-box user-view of synthesis tools ('this is what you get') into a source-to-source transformation tool which makes global changes visible to users followed by a more local-basis compilation tool.
Although a full comparison with other work is given in Section 1.1, we would like here to draw a distinction between this work and the framework used in Hydra [22] , Lava [2] and Hawk [12] . Our aim in SAFL is to create a high-level behavioural language which is compiled into RTL Verilog whose compiler acts as an optimising back-end targeting silicon. SAFL can also run as an ML-style functional language for simulation. The Hydra/Lava/Hawk framework on the other hand uses the power of the functional language essentially for interconnecting lower-level components, and thus it is a structural language in our taxonomy. Note that the use of alternate interpretations of basis-functions (e.g. and, or etc.) means that Lava programs can be used for simulation as well as synthesis. We do not wish to claim either work is 'better', merely that they address different issues: we are looking for an "as high-level as possible" language from which to synthesise hardware and rely on others' compilers from RTL downwards; Hydra/Lava/Hawk concentrates on being able to describe hardware at a structural level (possibly down to geometric issues) in a flexible manner.
Although we have found SAFL a very useful vehicle to study issues of highlevel behavioural synthesis, it is not the final word. In particular the function model used has a call-and-wait-for-result interface which does not readily interface with external state or multiple clock domains which are essential for a serious hardware design language. Recent work [25] has demonstrated that adding process-calculus features, even including restricted channel passing, can add to the expressive power of SAFL without losing resource-awareness; the resultant language is called SAFL+ and provides both I/O and interaction with components having state. However it is not so clear how much this increased expressive power costs in terms of the increased complexity of validating source-to-source transformations.
The following survey section of this paper draws on ideas from our other work: giving a general overview [18] at the start of the project, examining the theoretical basis of static allocation with parallelism in SAFL [19] , describing the FLaSH compiler [23] , examining hardware-software co-design [20] and studying the concept (so-called by analogy with soft typing) of soft scheduling [24] .
After examining other related work in Section 1.1, the remainder of the paper is structured as follows: Section 2 introduces the SAFL language, how it might be compiled naïvely for synchronous hardware, the rôle of resource-awareness, how analyses aid compiler optimisations and concludes with a look at compiling to asynchronous or GALS (globally synchronous locally synchronous) hardware. Section 3 studies how source-to-source transformations at the SAFL level (together with the resource-awareness assumption) can reposition the hardware implementation on the area-time spectrum. These ideas are applied in Section 4 when a simple CPU is defined and SAFL transformations demonstrated which introduce pipeline and superscalar features. Section 5 considers how the ideas in Hydra/Lava/Hawk of using a functional language to express the structural composition of a system can be merged with the SAFL idea of behavioural definition; this then leads on to a type system and to an investigation of partial evaluation in hardware. Finally, Section 6 concludes.
Comparison with Other Work
In the previous section we motivated our work by comparing SAFL to VHDL and Verilog. We also outlined the differences between our approach and that of Hydra/Lava/Hawk. This section continues by comparing SAFL with a number of other hardware design languages and methodologies.
We are not the first to observe that the mathematical properties of functional languages are desirable for hardware description and synthesis. A number of synchronous dataflow languages, the most notable being Lustre [5] , have been used to synthesise hardware from declarative specifications. However, whereas Lustre is designed to specify reactive systems SAFL describes interactive systems (this taxonomy is introduced in [6] ). Furthermore Lustre is inherently synchronous: specifications rely on the explicit definition of clock signals. This is in contrast to SAFL which could, for example, be compiled into either synchronous or asynchronous circuits.
The ELLA HDL is often described as functional. However, although constructs exist to define and use functions the language semantics forbid a resourceaware compilation strategy. This is illustrated by the following extract from the ELLA manual [17] : "Once you have created a named function, you can use instances of it as required in other functions . . . [each] instance of a function represents a distinct copy of the block of circuitry." ELLA contains low-level constructs such as DELAY to create feedback loops, restricting high-level analysis. SAFL uses tail-recursion to represent loops at the semantic level; this strategy makes high-level analysis a more powerful technique.
Languages such as HardwareC [10] and Tangram [1] allow function definitions to be treated as shared resources. However, we feel that these projects have not gone as far as us in exploiting the potential benefits of resource-awareness. In particular:
-SAFL's dynamic scheduling policy (which relies on resource-awareness) leads to increased expressivity (and, in some cases, increased efficiency) over the more conventional static scheduling algorithms employed in HardwareC, Balsa and Tangram. -We have developed a number of analyses and optimisations which are only made possible by structuring hardware as a series of function definitions [24, 23] . -We have investigated the impact of source-to-source transformations on SAFL and shown that it is a powerful tool for exploring the design-space. The functional properties of SAFL make it easier to apply transformations.
A number of languages have been developed which provide structural abstractions similar to those available in the Lava/Hawk framework. For example HML [11] is one such language based on Standard ML [15] ; Jazz [9] combines a polymorphic type-system with object oriented features.
SAFL and its Compiler
In this section we introduce the SAFL language and show how it can be mapped to synchronous hardware. For space reasons, material described more fully elsewhere will only be summarised.
SAFL Language
SAFL has syntactic categories e (term) and p (program). First suppose that c ranges over a set of constants, x over variables (occurring in let declarations or as formal parameters), a over primitive functions (such as addition) and f over user-defined functions. For typographical convenience we abbreviate formal parameter lists (x 1 , . . . , x k ) and actual parameter lists (e 1 , . . . , e k ) to x and e respectively; the same abbreviations are used in let definitions. Then SAFL programs p are given by recursion equations over expressions e; these are given by:
It is sometimes convenient to extend this syntax slightly. In later examples e1 ? e2:e3 is used as an abbreviated form of if-then-else; similarly we use a case-expression instead of iterated tests; we also write e[n:m] to select a bit-field [n..m] from the result of expression e (where n and m are integer constants).
There is a syntactic restriction that whenever a call to function f j from function f i is part of a cycle in the call graph of p then we require the call to be a tail call.
1 Note that calls to a function not forming part of a cycle can occur in an arbitrary expression context. This ensures that storage for the variables and temporaries of p can be stored statically-in software terms the storage is associated with the code of the compiled function; in hardware terms it is associated with the logic to evaluate the function body.
It is often convenient to assume that functions have been (re-)ordered so that functions in a strongly connected component of the call graph are numbered contiguously (we call such strongly connected components function groups [19] ). Apart from calls within groups, functions f i can only call smaller numbered (j < i) functions f j . It is also convenient to assume that the main entry point to be called from the external environment, often written main(), is the last function f n .
The other main feature of SAFL, apart from static allocatability, is that its evaluation is limited only by data flow (and control flow at user-defined call and conditional). Thus, in a let-expression let x = (e 1 , . . . , e k ) in e 0 or in a call f (e 1 , . . . , e k ) or a(e 1 , . . . , e k ), all the e i (1 ≤ i ≤ k) are to be evaluated concurrently. The body e 0 of a let is also evaluated concurrently subject only to data flow. In the conditional if e 1 then e 2 else e 3 we first evaluate (only) e 1 ; one of e 2 or e 3 is evaluated after its result is known.
This brings forth one significant interaction between static allocation and concurrency: in a call such as f(g(x),g(y)) the two calls to g must be serialised, since otherwise the same statically allocated storage (the space for g's argument) would be required simultaneously by competing processes. In hardware terms (see next section) a critical region, and arbiter to control entry to it, is synthesised around the implementation of g [24] . Section 2.3 shows how these arbiters can often be eliminated from the design while reference [19] discusses the interaction between static allocation and concurrency in more detail.
Note in the above example f(g(x),g(y)) there is little point in providing access to g by arbiter-simple compile-time choice of argument order is more effective. However in a more complicated case, such as f(g(h(x)),g(k(x))) where execution times for h and k are data-dependent, it can often make better sense for efficiency to keep run-time arbitration and to invoke first whichever call to g has its argument complete first, and then to invoke the other.
SAFL uses eager evaluation; we are sometimes asked why, especially given that Haskell-based tools (e.g. Lava and Hawk) are lazy. The resolution is that lazy-evaluation is problematic for our purposes. Firstly it is not so clear where to store the closures for suspended evaluations-simple tail recursion for n iterations in Haskell can often require O(n) space; while this can sometimes be detected and optimised (strictness analysis) the formal problem is undecidable and so poses a difficulty for language design. Secondly lazy evaluation is inherently more sequential than eager evaluation-true laziness without strictness optimisation always has a single (i.e. sequential) idea of 'the next redex'.
Of course, a single tail-recursive function can be seen as a non-recursive function with a while-loop and assignment to parameters.
2 By repeatedly inlineexpanding calls and making assignable local definitions to represent formal parameters, any SAFL program can be considered a nest of while-loops. However this translation has lost several aspects of the SAFL source: (i ) the inlining can increase program size exponentially; (ii ) not only is the association of meaningful names to loops lost, but the overall structure of the circuit (i.e. the way in which the program was partitioned into separate functional blocks) is also lost-thus resource-awareness is compromised; and (iii ) concurrent function calls require a par construct to implement them as concurrent while-loops thus adding complexity.
Naïve Translation to Synchronous Hardware
In this section we assume a global clock clk which progresses computation. All signals apart from clk are clocked by it, i.e. they become valid a small number of gate propagation delays after it and are therefore (with a suitable clock frequency) settled before the setup time for the next clk. We adopt the protocol/convention that signal wires (e.g. request and ready) are held high for exactly one pulse.
A simple translation of a SAFL function definition fun f ( x) = e is to a functional unit H f which contains:
-an input register file, r, clocked by clk, of width given by x; -a request signal which causes data to be latched into r and computation of e to start; -an output port P , here just specification of output wires to hold the value of e; -a ready signal which is asserted when P is valid.
The SAFL primitives are compiled each having an output port and request and ready control signals; they may use the output ports of their subcomponents:
constants c : the constant value forms the output port and the request signal is merely copied to the ready signal. variables x: since variables have been clocked into a register then they can be treated as constants, save that the output port is connected to the register. if e 1 then e 2 else e 3 : first e 1 is computed; when it is ready its boolean output routes a request signal either to e 2 or to e 3 and also routes the ready signal and output port of e 2 or e 3 to the result. let x = e in e 0 : the e are computed concurrently (all their requests are activated); when all are complete e 0 is activated. Note that the results of the e are not latched. built-in function calls a( e): these are expanded in-line; the e are computed concurrently and their outputs placed as input to the logic for a; when all are complete this logic is activated; user function calls g( e): in the case that the called function only has one call (being non-recursive) the effect is similar to a built-in call-the e are computed concurrently and their outputs connected as to the input register file for g; when all are complete the request for g is activated; its output port and ready signal form those for g( e). More complex function calls require more sophisticated treatment-see below.
The above explanation of calls to user-defined functions was incomplete in that it did not explain (i ) how to implement a recursive call (SAFL restricts these to tail calls) nor (ii ) how to control access to shared function blocks.
In the former case, the tail call g( e) merely represents a loop (see below for mutual recursion); hence hardware is generated to route the values of e back to the input register for g and to re-invoke the request signal for the body of g when all the e have completed. In case (ii ) we need to arbitrate between the possibly concurrent activation of g by this call and by other calls. The solution is to build a (synchronous) arbiter which: accepts request lines from the k call sites and keeps a record of which (at most one) of these have a call active. When one or more requests are present and no call is active, an implementation-defined request is selected and its values routed to the input register for g. On completion of g the ready signal of its body is routed back to the appropriate caller; the result value port can simply be connected to all callers.
One final subtlety in this compilation scheme concerns the values returned by functions invoked at multiple call sites (here not counting internal recursive calls). Consider a SAFL definition such as
where there are no other calls to h and k in the program. Assuming h clocks x+1 into its input register, then the output port P h of h will continue to hold its value until it is clocked into the input register for g. However, assuming we compute the value of k(y) first, its result value produced on P k will be lost on the subsequent computation of k(x+1). Therefore we insert a clocked permanisor register within the hardware functional unit, H f corresponding to f(), which holds the value of k(y) (this should be thought of as a temporary used during expression evaluation in high-level languages). In the naïve compilation scheme we have discussed so far, we would insert a permanisor register for every function which can be called from multiple sites; the next section shows how static analysis can avoid this.
Adding permanisor registers at the output of resources, like k above, which may become valid and then invalid during a single call (to f above) explains our ability to avoid latching variables defined by let-permanisors have already ensured that signals of let-bound variables remain valid as long as is needed. The full details of the compilation process are described in [23] .
Optimised Translation to Synchronous Hardware
Our compiler performs a number of optimisations based on whole-program analysis which improve the efficiency of the generated circuits (both in terms of time and area). This section briefly outlines some of these optimisations and refers the reader to papers which describe them in detail.
Removing Arbiters: Recall that our compiler generates (synchronous) arbiters to control access to shared function-blocks. In some cases we can infer that, even if a function-block is shared, calls to it will not occur simultaneously.
For example, when evaluating f(f(x)) we know that the two calls to f must always occur sequentially since the outermost call cannot commence until the innermost call has been completed.
Whereas conventional high-level synthesis packages schedule access to shared resources by statically serialising conflicting operations, SAFL takes a contrasting approach: arbiters are automatically generated to resolve contention for all shared resources dynamically; static analysis techniques remove redundant scheduling logic. We call the SAFL approach soft scheduling to highlight the analogy with Soft Typing [4] : the aim is to retain the flexibility of dynamic scheduling whilst using static analysis to remove as many dynamic checks as possible. In [24] we compare and contrast soft scheduling to conventional static scheduling techniques and demonstrate that it can improve both the expressivity and efficiency of the language.
One of the key points of soft scheduling is that provides a convenient compromise between static and dynamic scheduling, allowing the programmer to choose which to adopt. For example, compiling f(4)+f(5) will generate an arbiter to serialise access to the shared resource H f dynamically. Alternatively we can use a let-declaration to specify an ordering statically. The circuit corresponding to let x=f(4) in x+f(5) does not require dynamic arbitration; we have specified a static order of access to H f . Note that program transformation can be used to explore static vs. dynamic scheduling tradeoffs.
Register Placement: In our naïve translation to hardware (previous section) we noted that a caller latches the result of a call into a register. We call such registers permanising registers since they are required to keep the result of a call to H f permanent even if the value on H f 's output port subsequently changes (e.g. due to another caller accessing shared resource H f ). However, in many cases we can eliminate permanising registers: if we can infer that the result of a call to function f is guaranteed to remain valid (i.e. if no-one else can invoke f whilst the result of the call is required) then the register can be removed [23] .
Cycle Counting: Consider translating the following SAFL program into synchronous hardware:
Note that we can remove the arbiter for h if we can infer that the execution of k always requires more cycles than the execution of h.
Zero Cycle Functions
In the previous section we stated that it is the duty of a function to latch its arguments (this corresponds to callee-save in software terms). However, latching arguments necessarily takes time and area which, in some cases, may be considered unacceptable. For example, if we have a function representing a shared combinatorial multiplier (which takes a single cycle to compute its result), the overhead of latching the arguments (another cycle) doubles the latency.
The current implementation of the SAFL compiler [23] allows a user to specify, via pragma, certain function definitions as caller-save-i.e. it is then the duty of the caller to keep the arguments valid throughout the duration of the call. An extended register-placement analysis ensures that this obligation is kept, by adding (where necessary) permanising registers for such arguments at the call site. In some circumstances 3 , this allows us to eliminate a resource's argument registers completely facilitating fine-grained, low-latency sharing of resources such as multipliers, adders etc.
There are a number of subtleties here. For example, consider a function f which adopts a caller-save convention and does not contain registers to latch its arguments. Note that f may return its result in the same cycle as it was called. Let us now define a function g as follows:
We have to be careful that the translation of g does not create a combinatorial loop by connecting f's output directly back into its input. In cases such as this barriers are inserted to ensure that circuit-level loops always pass through synchronous delay elements (i.e. registers or flip-flops).
Translation to Asynchronous Hardware
Although this has not been implemented yet, note that the design philosophy outlined in Section 2.2 made extensive use of request/acknowledge signals. Our current synchronous compiler models control events as 1-cycle pulses. With the change to edge events (either 2-phase or 4-phase signalling) and the removal of the global clock the design becomes asynchronous. The implementation of an asynchronous SAFL compiler is the topic of future work.
Note that the first two optimisations presented in the previous section (removal of arbiters and permanising registers) remain applicable in the asynchronous case since they are based on the causal-dependencies inherent in a program itself (e.g. when evaluating f(g(x)), the call to f cannot be executed until that to g has terminated). Although we cannot use the "cycle counting" optimisation as it stands, detailed feedback from model simulations incorporating layout delays may be enough to enable a similar type of optimisation in the asynchronous case.
Globally Asynchronous Locally Synchronous (GALS) Hardware
One recent development has been that of Globally Asynchronous Locally Synchronous (GALS) techniques where a number of separately clocked synchronous subsystems are connected via an asynchronous communication architecture. The GALS methodology is attractive as it offers a potential compromise between (i ) the difficulty of distributing a fast clock in large synchronous systems; and (ii ) the seeming area-time overhead of fully-asynchronous circuits. In a GALS circuit, various functional units are associated with different clock domains. Hardware to interface separate clock-domains is inserted at domain boundaries.
Our initial investigations of using SAFL for this approach have been very promising: clock domain information can be an annotation to a function definition; the SAFL compiler can then synthesise change-of-clock-domain interfaces exactly where needed.
Transformations in SAFL
As a result of our initial investigations, we believe that source-to-source transformation of SAFL is a powerful technique for exploring the design space. In particular:
-The functional properties of SAFL allow equational reasoning and hence make a wide range of transformations applicable (as we do not have to worry about side effects). -The resource-aware properties of SAFL give fold/unfold transformations precise meaning at the design-level (e.g. we know that duplicating a function definition in the source is guaranteed to duplicate the corresponding resource in the generated circuit).
Although we have not yet built the transformer tool, we envisage it being driven with a GUI interface. There is also scope for semi-automatic exploration (cf. theorem proving), including perhaps hill-climbing.
In this section we give examples of a few of the transformations we have experimented with. We start with a very simple example, using fold/unfold transformations [3] to express resource duplication/sharing and unrolling of recursive definitions. Then a more complicated transformation is presented which allows one to collapse a number of function definitions into a single function providing their combined functionality. Finally we briefly outline a much larger, global transformation which allows one to investigate hardware/software co-design.
We have observed that the fold/unfold transformation is useful for trading area against time. As an example of this consider:
The two calls to f are serialised by mutual exclusion before g is called. Now use fold/unfold to duplicate f as f', replacing the second call to f with one to f'. This can be done using an unfold, a definition rule and a fold yielding fun f x = ... fun f' x = ... fun main(x,y) = g(f(x),f'(y))
The second program has more area than the original (by the size of f) but runs more quickly because the calls to f(x) and f'(y) execute in parallel.
Note that fold/unfold allows us to do more than resource/duplication sharing tradeoffs; folding/unfolding recursive function calls before compiling to synchronous hardware corresponds to trading the amount of work done per clock cycle against clock speed. For example, consider the following specification of a shift-add multiplier: This optimisation is useful because it allows us to collapse a number of function definitions, (f 1 , . . . , f n ), into a single definition, F . At the hardware-level each function-block has a certain overhead associated with it (logic to remember who called it, latches to store arguments etc.-see Section 2). Hence this transformation allows us to save area by reducing the number of function-blocks in the final circuit. Note that the reduction in area comes at the cost of an increase in time: whereas previously f 1 , . . . , f n could be invoked in parallel, now only one invocation of F can be active at once. Now consider applying this transformation to definitions (f 1 , . . . , f n ) which enjoy some degree of commonality. Once we have combined these definitions into a single definition, F , we can save area further by applying a form of Common Sub-expression Elimination within the body of F . This amounts to exploiting let declarations to compute an expression once and read it many times (e.g. f(x)+f(x) would be transformed into let y=f(x) in y+y.)
Despite having a significant impact on the generated hardware, the transformations presented so far have been relatively simple. We have investigated more complicated transformations for exploring hardware/software co-design. Our method takes a SAFL specification, and a user-specified partition into hardware and software parts, and generates a specialised architecture (consisting of a network of heterogenous processors) to execute the software part. The basic idea involves representing processors and instruction memories (containing software) in SAFL itself and using a software compiler from SAFL to generate the code contained in the instruction memories. The details are beyond the scope of this paper; we refer the reader to [20] for more information.
Pipelines and Superscalar Expression in SAFL
As an example of how transformations work, consider the simple processor, resembling DLX [7] or MIPS, given in Fig. 1 (we have taken the liberty of removing most type/width information to concentrate on essentials and also omitted 'in' when it occurs before another 'let'). The processor has seven representative instructions, defined by enumeration enum { OPhalt, OPj, OPbz, OPst, OPld, OPadd, OPxor }; and has two instruction formats (reg-reg-imm) and (reg-reg-reg) determined by a mode bit m. The processor is externally invoked by a call to cpu providing initial values of pc and registers; it returns the value in register zero when the OPhalt instruction is executed. There are two memories: imem which could be specified by a simple SAFL function expressing instruction ROM and dmem representing data RAM. The function dmem cannot be expressed directly in SAFL (although it can in SAFL+, our extended version [25] ). It is declared by a native language interface and defined directly in Verilog: calls to dmem are serialised (just like calls to user-functions); if they could be concurrent a warning is generated. In this case it is clear that at most one call to dmem occurs per cycle of cpu. The intended behaviour of dmem(a,d,w) is to read from location a if w=0 and to write value d to location a if w=1. In the latter case the value of d is also returned. The Note that the SAFL restrictions mean that no dynamic storage is required, even when using array values as first-class objects. There is one advantage of the array notation in that it allows alternative implementation techniques; here we may infer that regs and regs' are never both live and share their storage as a single register file (when the conditionals above become multiplexors) but equally we may choose to use a rather less physically localised implementation, for example the rotary pipelines of Moore at al. [16] . Now let us turn to performance. We start by making three assumptions: first, that both imem and dmem take one clock tick; second, that the compiler also inserts a clocked register file at the head of cpu to handle the recursive loop; and that the alu() function is implemented without clocked registers which we will here count as just one delta 4 delay. We can now count clock and delta cycles, here just in terms of high-level SAFL data flow. Writing n.m to mean n cycles and m delta cycles (relative to an external or recursive call to cpu being the 0.0 event), we can derive: Note that we have counted SAFL-level data dependencies instead of true gatedelays; this is entirely analogous to counting the number of high-level statements in C to execute program speed instead of looking at the assembler output of a C compiler to count the exact number of instructions. The argument is that justifying many optimisations only needs this approximate count. A tool could easily annotate declarations with this information.
The result of this is that we have built a CPU which takes three clock cycles per memory reference instruction, two clock cycles for other instructions and with a critical path of length 6 delta cycles (which acts as a limit on the maximum clock rate). Actually, by a simple adjustment to the compiler, we could arrange that that cpu() is clocked at the same time as imem() and therefore achieve a one-or two-cycle instruction rate. Now suppose we wish to make our simple CPU go faster; two textbook methods are adding a pipeline or some form of superscalar processing. We wish to reduce the number of clock cycles per instruction cycle and also to reduce the critical path length to increase the clock frequency.
The simplest form of pipelining occurs when we wish to enable the dmem and imem accesses to happen concurrently. The problem in the above design is that the memory address argument to dmem is only produced from the imem result. Hence we transform cpu() to cpu1a() as shown in Fig. 2 ; the suffix '1' on an identifier refers to a value which was logically produced one instruction ago. This transformation is always valid (as a transformation on a recursive program schema and thus computes the same SAFL function) but unfortunately the conditional test for OPhalt requires the calls to imem and dmem still to be serialised. To produce cpu2(), as shown in Fig. 3 , we need to make a conscious adjustment to pre-fetch the instruction after the OPhalt by interchanging the if-then-else and the imem() call. This is now in contrast to cpu() and cpu1a() where instructions are only fetched when needed to execute. Now letting NOP stand for (OPbz<<27)+0 we see that the call cpu(pc,regs) is equivalent to the call cpu2(pc,NOP,regs,0,0), save that the latter requires only one clock for every instruction and that the instruction after an OPhalt instruction will now be fetched (but not executed). Note that the calls to dmem and imem in cpu2() are now concurrent and hence will happen on the same clock. It is pleasant to see such subtleties expressible in the high-level source instead of as hidden details.
We can now turn to exploring further the memory interface; in particular suppose we wish to retain separate imem (ROM) and dmem (RAM), each accessible in a single cycle, but wish both instruction-and data-fetches to occur from either source. This is form of a memory controller. In order to avoid concurrent access on every memory access instruction we wish it to be dual-ported, thus it will take two addresses and return two data values. When two concurrent accesses occur, either to dmem or to imem (e.g. because a OPld in one instruction refers to the memory bank which contains the following instruction), a stall will occur. A good memory controller will cause a stall only in this circumstance. (two arguments and results) each memory access is directed (according to the, simple and presumably one delta cycle, function is_dmem) to the appropriate form of memory. The SAFL compiler detects the possible concurrent access to imem (and to dmem) and protects them both with an arbiter. The effect is as desired, a stall occurs only when the two accesses are to the same memory bank. Another useful transformation is to reduce the length of the critical path in order to increase the clock rate. In cpu2 this is likely to be the path through the alu function. Fig. 5 shows how the access to alu can be pipelined along with memory access to create a three-stage pipeline; here the the suffix '1' (resp. '2') on an identifier refers to a value which was logically produced one (resp. two) instructions ago. The processor cpu4 works by concurrently fetching from imem the current instruction, doing the alu for the previous instruction op1 and doing memory access (and register write-back) for the second previous instruction op2. It is not quite equivalent to cpu2 in that it exposes a delay slot; the result of an ALU or load instruction is not written back to regs until two instructions later, resource; we might choose to accept this point on the speed/cost spectrum and again simply requiring compilers to schedule code to avoid such stalls.
Compile-Time and Run-Time Types: Unifying SAFL and Lava
Based on the observation that Lava uses Haskell recursion to specify a circuit on the structural level (such as repetitive or nested circuits) whereas SAFL uses recursion to specify behavioural aspects, we now turn to a two-level language which can express both concepts in a single framework. The idea is analogous to the distinction between static (compile-time) and (dynamic) run-time data in partial evaluation [8] ; we consider partial evaluation for an extended SAFL in Section 5.1.
SAFL's type system (not explicitly spelt out previously, although always present in the implementation) is very simple, being of the form where values each have an associated size (n bits say) and therefore are ascribed type bit n . Our implementation of SAFL currently requires that each constant, function argument and function result 6 is given an explicit width type in the style of the simply typed lambda-calculus. Function types, corresponding to hardware blocks, are then of type bit m → bit n . As in ML, functions can always be considered to have a single input and a single output as above; the addition of product forms to SAFL is then all that is required to model multiple arguments, results and let definitions. These can be seen as a family of bundling and unbundling operations:
Similarly the family of sum forms bit i + bit j can be represented as as type bit max(i,j)+1 in the usual manner. SAFL functions are restricted to first order; allowing curried functions whose arguments and result are simple values poses few problems as the closure is of known size to the caller, but the gain in expressiveness does not seem worth the implementation effort. However allowing function values as arguments and results breaks the static allocatability requirement (counter-examples can be constructed based of the idea that any program can be expressed in continuation form using only tail recursion, see [19] for more details). Hence, given the syntactical separation between values and functions, the SAFL type system consists essentially of:
(values) bit n (functions) bit m → bit n . Now let us consider the framework used in Lava. There, unwrapping the Haskell class treatment, circuits are essentially represented as graphs encoded
